I. INTRODUCTION

S
ILICON photonics have enabled the penetration of optical technology to the computing environment, starting from optical interconnection for rack-to-rack and board-level communications [1] towards photonic-electronic co-integration [2] - [4] and on-chip processing [5] , [6] . Furthermore, recent progress on InP-on-Si integration technology has revealed great potential in developing novel photonic devices [7] , [8] with advanced functionalities as heterogeneous integration of III-V semiconductors on silicon enables the fabrication of optically active devices on a CMOS-compatible platform, raising expectations for an even more powerful photonic integration technology platform. Such advanced photonic devices that would exhibit unique performance in terms of energy efficiency, high bandwidth and large scale integration capabilities could be employed in the near future to address demanding on-chip processing applications and tackle long-lasting problems in computing systems [9] towards enabling novel architectures [10] that can radically reform the shape of computers and data communication.
One demanding application could be the alleviation of Von Neumann bottleneck, also known as the Memory Wall problem [9] . The root cause of this problem [9] extends along two primary bottlenecks degrading the overall system performance: the long access time of both static and dynamic electronic random access memories (SRAMs and DRAMs, respectively) and the limited bandwidth of the processor-main memory electrical bus. Towards addressing the limited bandwidth problem of electrical bus, optically interconnected CPU-memory paradigms have been demonstrated, indicating that future processor-main memory systems can leverage optics to increase bandwidth through data parallelism [11] - [13] . On the other hand, the long access times of electronic SRAM circuitry will still persist even though optical bus solutions come at the foreground. Towards removing also this bottleneck, high-speed bit-level memory units are required. Recent advances in chip-multiprocessors technology and the extensive use of parallelism [14] , [15] have resulted in further enhancing the Von Neumann problem, as electronic SRAMs have proved incapable to keep up with the required Read/Write memory access speeds [9] as their operational capabilities do not exceed 4.6 GHz [16] . Today, the deployment of large two-or even three-level on chip cache memory hierarchies to ease the limited off-chip bandwidth and the high main memory's response latency introduces new challenges as on-chip caches take up almost 40% of the total chip energy consumption [17] and more than 40% of chip real-estate [18] without contributing to main job of the CPU chip (i.e. processing).
Facing these problems, all-optical memory technology could be the drastic answer, not only due to its inherent advantage of offering faster response times and thus covering the need for significantly improved memory speeds and access times, but also because it would allow for better interconnection links directly in the optical domain. In this way, the critical latency sensitive memory-processor path could reap the benefits of optical interconnection including wavelength division multiplexing increased bandwidth and minimal transmission time. Such an alternative approach was recently proposed [19] , suggesting the exploitation of both optical interconnect technology together with all-optical bit-level memory configurations towards an offchip, high-speed optical cache memory architecture. This work [19] revealed that a performance speed-up of up to 40% can be achieved reducing at the same time the total cache capacity requirements by 84% for a certain benchmarking suite, indicating in this way that the use of all-optical memories can be the alternative way to relax the Von Neumann bottleneck.
In the way towards practical all-optical memories, a rich body of research activity has been reported [20] - [24] and several technologies have been pursued to deliver light-based storage, including polarization bistable VCSELs [20] , integrated InP ring-lasers on SOI relying on light direction bistability [21] , coupled laser-based [22] and switch-based [23] , [24] "masterslave" configurations. Within this frame, photonic crystal (PhC) nanocavities have drawn significant attention due to their capabilities of delivering high integration densities together with increased energy efficiency compared to previous integrated optical memory demonstrations [20] - [24] . Although, optical bistability of PhCs has been studied extensively in the past to provide various photonic applications [26] , [27] it was only until recently that optical memory devices were presented based on PhC nanocavity laser bistability utilizing the InGaAsP/InP platform [25] and exhibiting 60 ps switching times at 70 μW of switching power. Moreover, optical memory devices based on the bistability of InGaAsP/InP PhC switches [25] - [30] have been demonstrated requiring a switching energy of 13 fJ/bit while exhibiting ∼10 μm 2 device footprint [28] . The energy and device footprint benefits come, however, at the cost of a slower fall time of 7.4 ns rendering these optical memory implementations more suitable for buffering schemes in routing applications rather than for bit-level high-speed caching in datacom environments.
Even more, the realization of radically new all-optical memory architectural schemes in large-scale configurations requires a complete toolbox for the optical memory technology that extends simple latching/ Flip-Flop (FF) operation towards fullscale functional SRAM memories. To highlight this, Fig. 1(a) shows a typical two dimensional (2D) layout of 4 × 4 SRAM bank [31] along with the peripheral circuits (i.e. Row/Column decoders) [32] , [33] that are usually required in such advanced implementations. As it can be seen, the SRAM bank consists of 16 separate single SRAM cells that not only implement the storing functionality, but they are also independently controlled by access signals to allow access to a specific single row for storing/retrieving a 4-bit word. This means that in order to build an independent optical SRAM cell that can be accessed to perform Read/Write functionalities, a FF latching mechanism serving as the storage unit has to be combined with two additional access gate (AG) elements that control the access of the incoming Bit sequences to the memory cell. On a SRAM cell basis, as depicted in Fig. 1(b) , Read operation is performed when the Access signal's logical state is one and no incoming Bit sequences are injected into the SRAM cell. This allows only Bias pulses to enter the SRAM cell to preserve its memory content. On the other hand, Write operation is performed when Access signal is logical zero, allowing Set/Reset pulses to change the memory state.
Although numerous optical FF implementations have been already reported, only a few demonstrations have addressed true all-optical static SRAM cells implementations with Read/Write control by external Access signals [31] , [34] . All these demonstrations [20] - [25] , [28] - [31] , [34] - [37] managed to exhibit isolated performance or integration benefits but did not succeed so far to comply with all the demanding requirements (i.e. device footprint, energy efficiency and high-speed operation at real data-traffic environments), simultaneously.
On the other hand, an InP-on-Si nanocavity configuration has been presented to perform high-speed wavelength conversion (WC) operation [38] while very recently we employed an InP-on-Silicon PhC nanocavity laser to demonstrate only elementary functions such as FF and WC principle of operation at 5 Gb/s [39] , [40] . This effort has revealed that the InP-onSi PhC nanocavity laser technology holds great potential for providing a generic component capable to implement a functional SRAM cell that combines all desired characteristics in terms of speed, device footprint and power consumption. Such a PhC-based SRAM cell concept is illustrated in Fig. 1(b) where two PhC components serve as the AG elements and one PhCbased nanocavity laser is employed as the SR-FF. As it will be explained in Section III, the PhC-based SR-FF requires a threelevel input signal (λ2) with highest and lowest power level representing the Set, Reset pulses, respectively, while the middle power level acts as the Bias pulses retaining the previous memory content. As can be observed in Fig. 1(b) the first PhC-based AG (AG #1) is responsible for allowing/blocking the Set/Reset signals whereas the second AG (AG#2) creates the necessary Bias signal to the SR-FF memory unit.
In this paper, we extend our previous work [39] , [40] and report on a hybrid III-V on Si PhC-based nanocavity laser device capable to perform both fundamental logic functionalities, such as switching and latching, providing a generic building block towards implementing fully functional optical SRAM cells with minimal device footprint, enhanced energy efficiency and high-speed bit-level operation for real data-traffic computing environments. On that account, we introduce a novel SRAM cell architecture allowing memory control with Access signals, based explicitly on the PhC nanocavity laser device, and we evaluate separately combinational (AG) and sequential (SR-FF) operations of the proposed PhC nanocavity laser, required for the SRAM cell configuration. The AG capability of the PhC nanocavity laser SR-FF was confirmed by successful WC operation at 10 Gb/s with 2 31 − 1 PRBS signals, revealing an Extinction Ratio (ER) value of 10 dB, at switching energies as low as of 4.8 fJ/bit with a power penalty of 1 dB. The SR-FF operation of the PhC nanocavity laser was verified at 5 and 10 Gb/s with data patterns simulating true data-traffic. Experimental results at 5 Gb/s, reveal an ER value of 12.7 dB with switching energies as low as 6.4 fJ/bit and error-free operation with a negative power penalty of −0.2 dB while verification of PhC-based memory operation at 10 Gb/s reveal an ER of 6 dB halving the switching energy requirements. Moreover, as the device relies on the heterogeneous integration of a InP-based PhC nanocavity with SOI passive waveguides circuitry utilizing evanescent wave coupling between the two optical levels, it enables efficient interfacing of active nanophotonic elements to be densely integrated in a circuit with direct compatibility to CMOS electronics. The demonstrated memory element occupies a total area of 6.2 μm 2 , being the smallest size integrated memory so far while achieving significant reduction compared to previous PhC nanocavity-based optical memory implementations. Memory state switching-ON and switching-OFF occur at time constants lower than 50 ps, indicating bit-level operation capabilities up to 20 Gb/s.
The rest of this paper is organized as follows: the fabrication of the hybrid PhC nanocavity laser is presented in Section II, the complete PhC nanocavity laser-based optical SRAM cell concept is introduced in Section III, the experimental setup is described in Section IV and the respective results of the WC and SR-FF operation are examined in Section V. Then, a conclusion is reached in Section VI.
II. FABRICATION OF THE HYBRID PHC-BASED NANOCAVITY LASER
The structures under investigation are InP-based 1D PhC nanobeam cavities which are heterogeneously integrated onto 500 nm × 220 nm (width × thickness) SOI wire waveguides. The cavities consist of 650 nm × 285 nm (width × thickness) InP-based wires embedding four InGaAsP strained quantum wells, drilled with a row of equally-sized holes (radius = 123 nm). The distance between the holes is varied according to [41] in order to obtain a Gaussian field profile for the resonant mode which enables Q factors higher than 10 4 (10 6 in simulations) with V∼(λ/n) 3 . The thickness of the benzocyclobutene (BCB) layer is 260 nm. Besides energy efficiency and ultra-fast dynamics, these cavities are also particularly interesting as they allow for small device footprint [43] , [44] due to their natural ability to be coupled efficiently with wire waveguides. The cavity is positioned on top of a SOI waveguide whose width was chosen properly to enable a coupling efficiency greater than 90%. The structures are encapsulated in SiO 2 in order to improve heat sinking as well as the robustness of the systems.
The fabrication of these InP-on-SOI hybrid nanocavity lasers starts with the adhesive bonding using DVS-BCB of a 1 cm 2 of the InP-based heterostructure grown by molecular beam epitaxy, onto an SOI die processed with waveguides into a CMOS pilot line (Epixfab). In order to set the distance between the SOI waveguides and the III-V materials to a value enabling an efficient evanescent wave coupling, the InP material is covered with a 400 nm thick SiO 2 layer before the bonding. The cavities are then patterned right on top of the SOI wires [42] using electron beam lithography followed by inductively coupled plasma etching. The etched sidewalls of the cavity are then chemically passivated using ammonium sulfide in order to reduce non radiative surface recombination of electron-hole pairs and allow CW operation of the nanocavity lasers [43] . Finally, the sample is fully encapsulated in a 1 μm-thick silica layer which decreases the overall thermal resistance of the devices and increases their robustness [44] . The total length of the PhC laser is 9.54 μm, while its width is 650 nm, resulting in a total device footprint of 6.2 μm 2 that is the smallest integrated optical memory among all PhC cavity-based optical memories so far reported. The laser was integrated with silicon photonic wire waveguides and transverse electric grating couplers at both input and output ends to enable fiber-to-fiber data transmission. The evaluated PhC nanocavity laser was part of a chip that incorporated 462 of PhC nanocavities emitting close to 1550 nm occupying a total area of 4.2 mm × 250 μm. This corresponds to an integration density of 440 devices/mm 2 . In Fig. 2(a) , (b) SEM images of the PhC nanocavity laser and the fabricated silicon chip with the PhC nanocavity lasers are shown, respectively while the inset in Fig. 2(a) depicts the respective schematic stuck of the layers of every single PhC nanocavity laser. Each SOI waveguide has three PhC cavities. The distance between the PhC cavities is 100 μm while the distance between SOI waveguides is 25 μm. The maximum integration density that can be achieved is related to the distance between the lasers needed to avoid any optical crosstalks. In the transverse direction, putting the cavities farther than 2 μm is sufficient to prevent evanescent wave coupling. In the longitudinal direction, this distance must simply be greater than the half length of the laser.
III. PHC-BASED NANOCAVITY LASER MEMORY CONCEPT
Both basic operations of the PhC-based nanocavity laser device rely on the interchanging of the laser emission state between a free-running mode (unlocked state) and an injectioncontrolled mode (injection-locked state), achieved through the injection of a wavelength detuned external optical signal into the device. This concept is represented graphically in Fig. 3 .
Initially, the PhC nanocavity laser emits at its free-running state signal, shown in red color in Fig. 3 , as it is powered by an optical pump at 1180 nm. At the presence of a wavelength detuned input injection signal, called control signal, represented in blue color in Fig. 3 , the laser starts emitting at the injection wavelength and not at its free-running mode wavelength when the control power increases above a specific threshold. This is called "locking" emission to the injection wavelength and it lasts until the control signal optical power is decreased below a cut-off level, where the laser emission returns to its free-running state. This process of injection locking is exploited in two different operational modes to provide: a) AG by exploiting WC and b) FF operation by exploiting optical bistability, as described below.
A. InP-on-SOI PhC-Based SR-FF Operation
The operation of the device as a memory element relies on exploiting the bistability behavior that is exhibited in the PhC laser emission and is expressed by means of wavelength emission detuning controlled by the optical power of the injection signal. The bistability phenomenon occurs between the freerunning mode (unlocked state) and the injection -controlled mode (injection-locked state), under specific injected optical signal power conditions. When a wavelength detuned input injection signal is inserted to the laser, it starts emitting at the injection wavelength when the control power increases above a specific threshold. However, as the control signal optical power decreases to a certain value at this state, the device enters a hysteresis loop retaining this emission state even when the control signal optical power is decreased to a certain cut-off level. Fig. 4 shows an indicative hysteresis loop formed by the PhC laser device for a given wavelength detuning. As it becomes evident, when the optical power of the injected signal falls below this cut-off level, the laser emission returns to its free-running state. Consequently, the laser emission output has two states -locked and unlocked -, which depend on the ascending or descending direction of the injection signal power and memory operation can be achieved when operating within the bistable range of the device. Consequently, the device operates as a Set-Reset FF (SR-FF) taking advantage of the three discrete areas of injection signal optical power levels shown in Fig. 4(a) : Area I where injection power levels allow for Set FF operation, as the laser output is changed from free-running (unlocked) to injectioncontrolled (locked) state, Area II where injection power levels enable Reset FF operation as the laser output returns to the freerunning (unlocked) state and Area III where injection power levels cover the bistable range and enable storing operation, as the laser emission retains its previous state. Fig. 4(b) shows a schematic diagram of the injected signal covering all possible states of the SR-FF. When a Set pulse is inserted into the device (timeslot E and F), the FF enters its locked state so that no optical power exits the FF at the wavelength of its free-running emission state, corresponding to a logical '0' at its output. When a Reset signal is being inserted (timeslot C and D), the device returns to its unlocked state emitting a high-power level and as such a logical '1' is obtained at its output. Whenever the incoming signal has a power level equal to the Bias threshold (timeslot A and B), the FF retains its previous state, operating in its storage regime.
B. InP-on-SOI PhC-Based AG Operation
As described in Section I of this manuscript, a complete optical SRAM cell requires AG functionality before the SR-FF storing operation to control the communication between the memory unit and the outer world, in order to guarantee true random memory access. In this respect, access to the FF memory element is controlled via the injection of external optical Access signals. According to Fig. 1(b) conceptual schematic, two AG are needed in order to interpret the Bit (data to be stored) signal and Access/Access (permission to be stored) signal SRAM cell inputs to the Set/Reset and the Bias signals respectively, required by the PhC-based SR-FF to operate.
In our case, the desired AG operations are performed through the employment of the WC capabilities of the PhC nanocavity lasers. To make this more clear, Fig. 5 shows a schematic diagram of the injected signal into the two AGs and the respective combined output that feeds the three-state SR FF to obtain complete optical SRAM cell operation. The 1st and the 2nd row of Fig. 5 correspond to the Inverted Access signal and the output of the first AG (AG#1), corresponding to a directly wavelength converted output signal. The inverted Access Bit pulse will force the laser to emit at the injection wavelength and not at its free-running mode wavelength, provided that its power is beyond a specific threshold. By monitoring the free-running wavelength, a logical "0" pulse will form. However, when the inverted Access Bit becomes "0", the laser emission returns to its free-running mode wavelength, forming in this way the "1" level pulse of the Bias signal.
The role of AG#2 is to produce the Set/Reset signal of the FF that encodes a NAND operation between the Bit and the Access signal. The Access Bit of logical "1" value will block communication between the memory cell and the outer world. When the Access Bit becomes "0", the Set/Reset signal is formed through the injection locking process induced by the logical value of the Bit signal. In this case, the PhC nanocavity laser is injected two optical control signals, the Bit and the Access signals. The 3rd, 4th and 5th rows of Fig. 5 depict the Access signal, the Bit signal and the output of the second AG (AG#2). At the presence of either the injected Bit signal pulse, the Access signal pulse or both signals pulses, the nanocavity laser starts emitting at the injection wavelength and not at its free-running mode wavelength. In this case, the 6th row represents the combined output of both AGs that result in a three-level signal entering the FF. Finally, the 7th row depicts the final FF/SRAM cell output.
As it is evident, both cases of AG operation proposed in the PhC-based optical SRAM cell are based on the WC operation capabilities of the nanocavity laser that rely on the laser injection locking properties of the device. As the injected external optical signal switches the laser output to the injection wavelength, the injection signal is inversely imprinted to the free-running wavelength, achieving in this way the required WC. On that account, WC operation of the PhC nanocavity laser is evaluated for monitoring single AG operation.
IV. EXPERIMENTAL SETUP
The proposed PhC nanocavity laser was experimentally evaluated as a WC Access Gating element and also as a SR-FF to ensure its applicability in complete optical SRAM-based systems. The experimental evaluation was performed utilizing signals with true repetition rates of up to 10 Gb/s and employing PRBS-like data patterns, so as to demonstrate the device capabilities under real-type data-traffic environments. The following subsections describe the experimental setup employed for the verification of the PhC-based WC Access Gating and FF operation.
A. WC Operation at 10 Gb/s
To evaluate the WC performance of the PhC laser, the experimental setup shown in Fig. 6(a) was employed. The device was powered with an optical pump signal at 1180 nm, which was injected vertically to the nanocavity laser using a 10× microscope objective, so as to adjust aperture and enhance the absorption of the pump signal. The pump power was set at 103.5 μW, corresponding to 4.5 times the laser threshold. This value refers to the estimated absorbed pump power in the quantum wells. If the pump spot size diameter varies ±1 μm, a statistical error corresponding to ±27 μW can be expected. A laser at λ1 = 1552.15 nm was modulated with a 2 31 − 1 PRBS data pattern at 10 Gb/s non-return-to-zero (NRZ) line-rate in a Ti:LiNbO 3 Mach-Zehnder modulator for the generation of the injection optical signal. The data signal was injected into the SOI motherboard through the input Grating Coupler (GC1) while a polarization controller was employed to compensate for the polarization dependence of the grating coupler, together with a variable optical attenuator (VOA) to control the injected signal power levels. After the WC operation in the PhC nanocavity laser (Fig. 6(c) ), the product signal of the PhC laser was received at the output Grating Coupler (GC2). Lensed fibers with a spot size diameter of 5 μm and anti-reflection coatings were used for injecting and collecting light at both grating couplers in order to avoid backreflections at cleaved fibers' facets. The coupling loss between the lensed fibers and each of the grating couplers was 7 dB. As can be seen in Fig. 6(d) the output signal was then filtered in a bandpass filter with a 3-dB bandwidth of 0.02 nm, which was centered at the laser's free-running mode wavelength, prior to being amplified through an Erbium Doped Fiber Amplifier and recorded at a sampling oscilloscope. Finally, an Error Detector was used for performing bit error rate (BER) measurements.
B. SR-FF Operation at 5 Gb/s and 10 Gb/s
To evaluate the performance of the PhC nanocavity laser as a SR-FF, different injection signal line rates were selected, namely 5 and 10 Gb/s. Again, the device was powered with 103.5 μW of an optical pump signal at 1180 nm. For the generation of optical input signal that simulates the encoded Set and Reset signals of the SR-FF, an SOA was employed as a gating element to form the three-level signal containing the Set and Reset pulses as well as the Bias state. For this PhC control signal preparation, two individual lasers emitting light at λ1 = 1552.15 nm (Injection signal) and λ2 = 1557.71 nm (Control signal of the SOA), respectively, were modulated by a NRZ custom-made pattern in a Ti:LiNbO 3 Mach-Zehnder modulator, as can be observed in Fig. 6(b) . The line rate of the NRZ custom pattern was 5 Gb/s and consequently 10 Gb/s. This custom pattern was programmed appropriately, so as to evaluate its performance in fast memory state switching employing a PRBS-resembling stream and also induce long periods of '1' or '0' to demonstrate the device's capability for long memory state holding. Again, the use of VOAs and PCs ensured proper signal input powers and compensation for the SOA's polarization gain dependence. The two signals were then injected into the SOA, with the Control signal at λ2 being the stronger one and inducing a cross gain modulation process in the SOA and reducing its gain. As a result, the amplitude of any Injection signal pulse that coincides in the SOA with a Control signal pulse was reduced. The pulses with reduced amplitude serve as the Bias signal that maintains the memory state of the device. The ratio between the amplitude of the unaffected Injection signal pulses and the suppressed Bias pulses was set to follow the hysteresis loop of the PhC nanocavity laser device. This amplitude ratio was properly adjusted through the optical power of both input signals of the SOA. An optical bandpass filter with a 3-dB bandwidth of 1 nm was used at the output of the SOA to select only the injection Signal at λ1. The PhC injection signal -now consisting of three levels, corresponding to Set, Reset and Bias-was then launched into the SOI motherboard through the input grating coupler (GC1) and into the bistable PhC nanocavity laser. Again, a PC was employed to compensate for the polarization dependence of the grating coupler, while a VOA sufficiently attenuated the signal. The output signal of the 
V. EXPERIMENTAL RESULTS
A. WC Operation at 10 Gb/s
The experimental results of the evaluation of the PhC nanocavity laser device as a WC access gating element are depicted in Fig. 7 . The pulse trace of the λ1 input signal of the PhC nanocavity laser (injection signal) at 10 Gb/s is shown in Fig. 7(a) while the pulse trace of the wavelength-converted signal at the λ2 free-running laser wavelength is illustrated in Fig. 7(b) , confirming the complementarity between the two signals and thus the successful operation of the PhC laser as an access gating element. The successful WC operation of the proposed device can be also confirmed by the eye diagrams depicted in Figs. 7(c) and (d) for the input and output signals, respectively. An can be observed, a clear open eye diagram is obtained at the output with an ER of 12 dB and an amplitude modulation (AM) of 1.5 dB. The switching energy was calculated 4.8 fJ/bit at 10 Gb/s for average optical input power of 24 μW. By taking into account the optical pump the power consumption for the AG is found to be 15.1 fJ/bit at 10 Gb/s. Fig. 7(e) shows the BER curves versus the received power for the WC operation at 10 Gb/s. Error-free operation was achieved for the λ2 wavelength-converted signal with a power penalty of 1 dB.
B. SR-FF Operation at 5-10 Gb/s
Successful experimental demonstration of the PhC-based laser operating as a SR-FF was achieved for several data patterns both at 5 Gb/s [39] and 10 Gb/s. In the case of input data patterns at 5 Gb/s [39] , SR-FF memory operation provided by the PhC laser was achieved and clear open eye diagrams indicating successful memory operation were obtained. The input eye diagram exhibiting three logical levels corresponding to the three logical states, the logical one, the Bias and the logical zero level had an ER of 11.7 dB and an AM of 0.8 dB. The memory operation was observed for a maximum duration of 3 ns. The rise and fall times of the SR-FF output pulses with 10%-to-90% values were observed to be approximately 50 ps, indicating potential speed capabilities of up to 20 Gb/s. In addition, the BER measurements revealed error-free SR-FF memory operation at 10 -9 BER value for the device at 5 Gb/s with a negative power penalty of −0.2 dB [39] . The regenerative properties of the demonstrated laser device are mainly due to the improvement of noise in the "0" level, induced by the SOA used to construct the Set/Reset signal. The average optical Bias power was 8 μW, the input optical power was measured to be 20 μW and the average output power of the laser was 19.9 μW taking into account the grating coupler losses in both cases. In the absence of any input signal, the laser emission was 34.6 μW. PhC-based SR-FF memory operation was achieved with a switching energy of 6.4 fJ/bit at 5 GHz at the pump power of 103.5 μW, for a given memory output ER of 12.7 dB [39] .
The memory operation of the PhC nanocavity laser device was also experimentally evaluated at 10 Gb/s. Fig. 8 shows an experimentally obtained data trace at the a) input and b) output of the SR-FF proving its successful operation at 10 Gb/s. Fig. 8(a) shows the input signal as obtained at the output of the SOA with three logical levels, the logical one, Bias and the logical zero imprinted at 1552.15 nm while Fig. 8(b) illustrates the final SR-FF memory content as it is imprinted in the free-running laser wavelength at 1551.75 nm. When a bit of logical '1' Set signal is injected into the PhC laser, the SR-FF enters its locked state, resulting in a logical '0' state the output of the SR-FF. When a bit of logical "0" Reset pulse is inserted into the laser, it unblocks the free-running transmission state and the laser is switched back to its initial state of logical '1' value. In case of a Bias pulse, the SR-FF memory content remains unaltered retaining its last value. The memory state holding of the device can be witnessed at the areas highlighted with blue color in Fig. 8(a) and (b) . The first highlighted area depicts one Bias pulse following a Set pulse resulting in a logical zero memory state for two consecutive bit slots at the FF output, as shown in Fig. 8(b) . The second highlighted area presents two Bias pulses after a single Reset pulse resulting in logical one memory state retained for three bits at the FF output while the third highlighted area shows eight Bias pulses after one Set indicating that memory output stays constant to a logical zero state for a duration of 8 bits, corresponding to approximately 800 ps. Fig. 8(c) and (d) show the eye diagrams for the input signal and the SR-FF output, respectively. The input signal exhibits an ER value as low as 7 dB and an AM of 1.5 dB, whereas the SR-FF output signal exhibits an ER of 6 dB and an AM of 0.8 dB. The reduced performance of the SR-FF in terms of ER stems from the degraded SOA performance at 10 Gb/s. In addition, employing the SOA to produce the required three-level input signal at 10 Gb/s leads to the appearance of severe pattern effects [45] in the three-level SR-FF input signal that are imprinted -among other-as jitter variation at the output signal of the SR-FF. As a result the input signal injected to the PhC nanocavity laser at 10 Gb/s is of poorer quality compared to the input signals at 5 Gb/s [39] , hindering in this way the error-free performance of the SR-FF. To this end, the successful SR-FF memory operation at 10 Gb/s was evaluated only with eye-diagrams and as it retains the same operational conditions with 5 Gb/s operation [39] , it now yields a reduced switching energy of 3.2 fJ/bit. By taking into account the optical pump the power consumption for the SR-FF is found to be 27 fJ/bit and 13.5 fJ/bit for 5 Gb/s and 10 Gb/s respectively. Moreover, as the device exhibits fast rise and fall times of approximately 50 ps, the employment of faster SOAs or other alternative switching elements for the generation of the three-level SR-FF input signal can potentially lead to successful SR-FF operation in speeds of up to 20 Gb/s. Recent advances [46] on electrically-driven PhC nanocavity lasers have demonstrated up to 11% wall-plug efficiency improving the power conversion efficiency of the demonstrated optically pumped PhC laser where only a fraction of the pump is absorbed resulting in pumping. The electrically pumped PhC laser device [46] requires a power consumption of 500 μm, that corresponds to 25 fJ/bit considering an operational speed of 20 Gb/s and is also expected to improved heat sinking and stability of the device, occupying an area of less than 100 μm 2 .
VI. CONCLUSION
We have presented an InP-on-Silicon PhC-based nanocavity laser that can serve as the fundamental building block for energy efficient, ultra-compact and high-speed SRAM setups by exhibiting two individual elementary SRAM functions: a) AG and b) SR-FF operation. The AG operation was confirmed by successful WC at 10 Gb/s requiring only 4.8 fJ/bit switching energy. Moreover, successful SR-FF memory operation with the same device was achieved by exploiting the bistability behavior of the nanocavity laser both at 5 Gb/s and 10 Gb/s with low switching energies of 6.4 and 3.2 fJ/bit, respectively. By including the optical pump the power consumption for the SR-FF is found to be 27 and 13.5 fJ/bit for 5 and 10 Gb/s respectively while the power consumption for the AG module is 15.1 fJ/bit. The presented PhC laser device exhibits the smallest size among all integrated optical memory implementations with a total device footprint of 6.2 μm 2 , raising expectations for densely integrated optical memories targeting at Datacom applications. The device also offers ultra-fast dynamics with switching times of <50 ps for both ON and OFF state, indicating bit-level memory capabilities in the order of 20 Gb/s. To this end, the proposed optical PhC-based SRAM cell architecture introduced in this work, holds the credentials for novel architectural perspectives that can radically change the way computing systems are formed.
